📚 CPU Essentials for IB & CIE Computer Science | IB CIE 计算机：CPU 考点精讲
The Central Processing Unit (CPU) is the heart of every computer system, responsible for executing instructions and processing data. For IB and CIE Computer Science students, mastering CPU architecture, the instruction cycle, performance factors, and contemporary design choices is essential for both theoretical and practical understanding. This article unpacks the key concepts you need to excel in exams.
中央处理器(CPU)是每个计算机系统的心脏，负责执行指令和处理数据。对于IB和CIE计算机科学的学生来说，掌握CPU架构、指令周期、性能因素以及现代设计选择，对理论理解和实际应用都至关重要。本文将逐一剖析你需要在考试中脱颖而出的核心概念。
1. What is a CPU? | 什么是CPU？
The Central Processing Unit (CPU) is often described as the “brain” of the computer. It is a hardware component that carries out instructions of a computer program by performing basic arithmetic, logic, control, and input/output (I/O) operations.
中央处理器(CPU)常被形容为计算机的“大脑”。它是一种硬件组件，通过执行基本的算术、逻辑、控制和输入/输出(I/O)操作，来运行计算机程序的指令。
In modern computing, the CPU is typically a single integrated circuit (microprocessor) containing millions or billions of transistors. It interprets and executes program instructions, coordinates the activities of all other hardware, and determines the overall speed and capability of the system.
在现代计算中，CPU通常是一个包含数百万甚至数十亿个晶体管的单个集成电路(微处理器)。它解释并执行程序指令，协调所有其他硬件的工作，并决定了系统的整体速度和能力。
2. Von Neumann Architecture | 冯·诺依曼架构
The vast majority of today’s computers are based on the von Neumann architecture. This design stores both program instructions and data in the same read-write memory, and uses a single shared bus system to transfer information between the CPU and memory.
今天绝大多数的计算机都基于冯·诺依曼架构。这种设计将程序指令和数据存储在同一个可读写存储器中，并使用单一的共享总线系统在CPU和内存之间传输信息。
The stored program concept is central to this architecture. It means that a sequence of instructions (a program) can be loaded into memory and executed without altering the hardware, making the machine flexible and general-purpose.
存储程序概念是这个架构的核心。它意味着一系列指令（程序）可以被加载到内存中并执行，而无需改动硬件，使得机器具有灵活性和通用性。
The key components include the CPU, main memory (RAM), I/O devices, and the system bus, which consists of the address bus (unidirectional), data bus (bidirectional), and control bus (bidirectional).
关键组件包括CPU、主存(RAM)、I/O设备以及系统总线。系统总线由地址总线（单向）、数据总线（双向）和控制总线（双向）构成。
3. Key Components: ALU, Control Unit, and Buses | 核心组件：算术逻辑单元(ALU)、控制单元与总线
The Arithmetic Logic Unit (ALU) is the computational core of the CPU. It performs arithmetic operations (addition, subtraction, etc.) and logical operations (AND, OR, NOT, XOR, comparisons). All data processed by the CPU passes through the ALU.
算术逻辑单元(ALU)是CPU的计算核心。它执行算术运算（加、减等）和逻辑运算（与、或、非、异或、比较）。CPU处理的所有数据都经过ALU。
The Control Unit (CU) is the orchestrator. It fetches instructions from memory, decodes them to determine what operation is required, and then issues control signals to the ALU, registers, and buses to carry out the operation. It manages the entire fetch-decode-execute cycle.
控制单元(CU)是总指挥。它从内存中取指令，进行译码以确定所需操作，然后向ALU、寄存器和总线发出控制信号以执行该操作。它管理整个取指-解码-执行周期。
Buses are parallel communication channels. The address bus carries the memory location address (from CPU to memory). The data bus transfers the actual data (both directions). The control bus transmits command and timing signals, such as memory read/write and interrupt requests.
总线是并行通信通道。地址总线传输内存地址（从CPU到内存）。数据总线传输实际数据（双向）。控制总线传输命令和时序信号，例如内存读/写和中断请求。
4. Essential Registers and Their Roles | 关键寄存器及其作用
Registers are small, extremely fast storage locations within the CPU. The most critical ones for the fetch-decode-execute cycle are:
寄存器是CPU内部极小但极快的存储位置。对取指-解码-执行周期最重要的寄存器有：
Program Counter (PC): Holds the memory address of the next instruction to be fetched. It is incremented automatically after each fetch, unless a jump or branch instruction overrides it.
程序计数器(PC)：存放下一条待取指令的内存地址。每次取指后自动递增，除非跳转或分支指令修改它。
Memory Address Register (MAR): Stores the address of the memory location that the CPU wants to read from or write to. It is directly connected to the address bus.
内存地址寄存器(MAR)：存储CPU希望读取或写入的内存单元的地址。它直接连接到地址总线。
Memory Data Register (MDR): Also called Memory Buffer Register (MBR). It temporarily holds the data read from memory, or the data to be written to memory. It interfaces with the data bus.
内存数据寄存器(MDR)：也称内存缓冲寄存器(MBR)。它临时保存从内存读出的数据，或将要写入内存的数据。它与数据总线相连。
Current Instruction Register (CIR): Holds the current instruction being decoded and executed. The instruction is copied here from the MDR after the fetch stage.
当前指令寄存器(CIR)：存放正在译码和执行的当前指令。指令在取指阶段后从MDR复制到此。
Accumulator (ACC): A general-purpose register that temporarily stores results produced by the ALU. It is often an implicit source or destination for arithmetic and logic operations.
累加器(ACC)：一个通用寄存器，临时存储ALU产生的结果。它经常是算术和逻辑操作的隐含源操作数或目的操作数。
5. The Fetch-Decode-Execute Cycle in Detail | 取指-解码-执行周期的详解
This cycle, also known as the instruction cycle, is the fundamental process by which a CPU executes program instructions. The following steps repeat continuously while the computer is running:
这个周期也称为指令周期，是CPU执行程序指令的基本过程。计算机运行时，以下步骤会不断重复：
1. Fetch: The CPU places the contents of the PC onto the address bus. The control unit sends a memory read signal along the control bus. The instruction stored at that address is transferred from memory to the MDR via the data bus, and then copied into the CIR. The PC is incremented to point to the next instruction (unless a branch occurs later).
1. 取指：CPU将PC的内容放到地址总线上。控制单元通过控制总线发送内存读信号。存储在该地址的指令通过数据总线从内存传送到MDR，然后被复制到CIR。PC递增以指向下一条指令（除非之后发生分支）。
2. Decode: The control unit examines the opcode and operands within the CIR. It decodes the bit pattern to identify the exact operation to be performed (e.g., ADD, LOAD, STORE, JUMP) and determines which registers or memory addresses are needed.
2. 译码：控制单元检查CIR中的操作码和操作数。它对位模式进行译码，以识别需要执行的具体操作（如ADD、LOAD、STORE、JUMP），并确定需要哪些寄存器或内存地址。
3. Execute: The control unit generates the appropriate control signals. If an arithmetic operation is required, the ALU performs the calculation and the result is stored in the accumulator (or another register). If a data transfer is needed, data is read from or written to memory. If a branch is required, the PC is updated with the target address. The cycle then repeats.
3. 执行：控制单元生成适当的控制信号。如果需要算术运算，ALU执行计算，结果存入累加器（或其他寄存器）。如果需要数据传输，则从内存读取或向内存写入数据。如果需要分支，则用目标地址更新PC。之后周期重复。
6. Factors Affecting CPU Performance | 影响CPU性能的因素
Published by TutorHao | IB Computer Science Revision Series | aleveler.com
更多咨询请联系16621398022（同微信）
屏轩国际教育cambridge primary/secondary checkpoint, cat4, ukiset,ukcat,igcse,alevel,PAT,STEP,MAT, ibdp,ap,ssat,sat,sat2课程辅导，国外大学本科硕士研究生博士课程论文辅导